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form; determining zero crossings of the received interference 
signal; determining delays associated with the zero crossings; 
and determining the data packet based at least in part on the 
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Generating, based on a clock signal, a power carrier L/ 
signal having a fundamental period Tp 
' 
1 604 
Receiving a data packet comprised of a series L/ 
of binary bits including Ones bits and Zeros bits 
+ 
Generating a data waveform from the series of 1 606 
binary bits, the data waveform comprising a series L/ 
of pulses in synchronization with the power carrier 
signal 
+ 
Transmitting, from one or more transmitting (Tx) 1 L/ coils of an inductive link, the power carrier signal 
608 
and the data waveform 
+ 1 610 
Receiving, by one or more receiving (Rx) coils of L/ 
the inductive link, an interference signal 
16 12 
Determining zero crossings of the received l-.1 
interference signal 
1 r 
1 614 
Determining delays associated with the zero L/ 
crossings 
16 16 
Determining the data packet based at least in part L/ 
on the delays. 
FIG. 16 
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WIDEBAND DATAAND POWER 
TRANSMISSION USING PULSE DELAY 
MODULATION 
RELATED APPLICATIONS 
This application is related to provisional application Ser. 
No. 61/728,259, filed on 20 Nov. 2012, entitled: "Wideband 
Data and Power Transmission Using Pulse Delay Modula-
tion," the contents of which are hereby incorporated by ref-
erence in their entirety. 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH OR DEVELOPMENT 
This invention was made with Govermnent support under 
the following grants: Grant Number ECCS-824199, awarded 
2 
Certain dedicated medical communication frequency 
bands exist, such as the Medical Implant Communication 
Service (MICS), operating in the 402-405 MHz range, but 
typically can only provide a limited data bandwidth of 
5 approximately 300 kHz. Therefore, inductive coupling within 
1-20 MHz band is the most common method that has been 
utilized for establishing wideband data telemetry and effi-
cient power transmission to neuroprostheses. 
The majority of modulation techniques that have been 
10 devised for near-field data transmission modify the anipli-
tude, frequency, or phase of a sinusoidal carrier signal based 
on the data to be transferred across the inductive link. For 
exaniple, aniplitude shift-keying (ASK), frequency shift key-
ing (FSK), load shift keying (LSK), and binary/quadrature 
15 phase shift keying (BPSK/QPSK) are examples of such con-
ventional methods. The use of a power carrier signal along 
with these methods was attractive in the early IMDs because 
the same inductive link could be used for both power and data 
by the National Science Foundation; Grant Number 
1R01NS062031, awarded by the National Institute of Neu- 20 
rological Diseases and Stroke (NINDS); and Grant Number 
5R21EB009437, awarded by the National Institute of Bio-
medical Imaging and Bioengineering (NIBIB) at the National 
Institutes of Health. The Government has certain rights in the 
transmission. 
In high-performance IMDs that require wider bandwidth, 
however, a separate power carrier from the data carrier is 
typically preferred because increasing the frequency of the 
high amplitude power carrier can lead to unsafe temperature 
elevation due to excessive power loss in the tissue. To achieve 
invention. 
RELATED LITERATURE 
This application is also related to the conference publica-
tion entitled: "Pulse Delay Modulation (PDM) A New Wide-
band Data Transmission Method to Implantable Medical 
Devices in Presence of a Power Link," IEEE Biomed. Cir. 
Syst. Conj, pp. 256-259, Nov. 28-30, 2012, the contents of 
which are hereby incorporated by reference in their entirety. 
BACKGROUND 
Various versions of inductive links and associated methods 
have been described in the literature and utilized for wireless 
data and/or power transmission for use with implantable 
medical devices (IMDs). Well-known examples of such 
inductive links include those used with cochlear implants and 
visual prostheses, which typically involve sending a large 
volume of data from external artificial sensors to the IMD. 
The communication direction in these types of IMDs (from 
an external source to the implantable device) may be referred 
25 high pow er transfer efficiency (PTE) andhigh data rate, a high 
frequency carrier (>50 MHz) may be required for the data 
link, while it may be beneficial to keep the power carrier 
frequency below about 20 MHz. This has led to the use of 
dual-carrier power/ data links with each carrier linking a sepa-
30 rate pair of coils. 
A major challenge in dual-function (power & data) induc-
tive link designs is the cross-coupling between the two pairs 
of power and data coils. Part of the challenge is that to con-
serve space, the coils in the IMD need to be miniaturized and 
35 co-located inside the IMD. However, a strong power carrier 
signal can interfere with and/or dwarf the weak data signal on 
the receiver (Rx) side and make data recovery quite difficult, 
if not impossible. While certain innovative coil designs can 
help with reducing cross-coupling, it may still be necessary to 
40 electronically filter out the power carrier interference at the 
receiver (Rx) input at the cost of adding to the power con-
sumption and complexity of the IMD. Moreover, achieving 
high data rates via traditional modulation schemes often 
requires power consuming frequency-stabilization RF cir-
45 cuits, such as phase-locked loops (PLL ), which can add to the 
size, complexity and power requirements of the IMD. 
SUMMARY 
Some or all of the above needs may be addressed by certain 
implementations of the disclosed technology. According to 
an example implementation, a method is provided for wire-
lessly transmitting data and power across inductive links 
using pulse delay modulation (PDM). The method includes 
to as a "downlink." Other types of IMDs, such as invasive 
brain-computer interfaces (iBCI), in which large amount of 
information is collected from the central nervous system and 
sent to outside of the body for further processing may pre- 50 
dominantly utilize the "uplink" communication direction. 
Most radio frequency identification (RFID) applications also 
utilize inductive links to energize the ultra-low power battery-
less RFID tags and interrogate the tags to read their stored 
information. 55 generating, based on a clock signal, a power carrier signal 
having a fundamental period TP; receiving a data packet com-
prised of a series of binary bits including Ones bits and Zeros 
bits; generating a data waveform from the series of binary 
Some of the challenges involved in designing transcutane-
ous data and power transmission links relate to the extremely 
limited space and power available to the IMD for establishing 
a wideband and robust connection. One goal is to achieve the 
highest possible data rates at the lowest possible carrier fre- 60 
quencies within the frequency bands of interest. However, 
because of the electro-magnetic field absorption in the tissue, 
which increases at a rate of carrier frequency squared, f2, the 
competing goals of low carrier frequency and high data rate 
often rule-out a majority of established wideband wireless 65 
protocols, such as Bluetooth or WiFi, which operate at 2.4 
GHz. 
bits, the data waveform comprising a series of pulses in syn-
chronization with the power carrier signal, the series of pulses 
comprising at least one pulse for each of the Ones bits or for 
each of the Zeros bits; transmitting, from one or more trans-
mitting (Tx) coils of an inductive link, the power carrier 
signal and the data waveform; receiving, by one or more 
receiving (Rx) coils of the inductive link, an interference 
signal, the interference signal based at least in part on a 
superposition of the transmitted power carrier signal and the 
US 9,094,913 B2 
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transmitted data waveform; determining zero crossings of the 
received interference signal; determining delays associated 
with the zero crossings; and determining the data packet 
based at least in part on the delays. 
According to another example implementation, a system is 
provided. The system includes a plurality of coupled coils 
including: a power transmission (Tx) coil; a power receiver 
(Rx) coil, a data Tx coil; and a data Rx coil. The powerTx coil 
4 
Tx coil due to proximity with each other; a power receiver 
operatively couple to the power Rx coil; a clock recovery 
circuit operatively couple to the power Rx coil; and a pulse 
delay detector operatively coupled to the data Rx coil. The 
receiver apparatus further includes circuitry configured to: 
receive, by the data Rx coil, an interference signal, the inter-
ference signal based at least in part on a superposition of a 
transmitted power carrier signal and a transmitted data wave-
form; determine, by the pulse delay detector, zero crossings is inductively coupled with the data Rx coil in part due to 
proximity. The system further includes a data pulse pattern 
generator configured to drive the data Tx coil; a power carrier 
signal generator configured to drive the power Tx coil; a 
power receiver and clock recovery circuit operatively couple 
10 of the received interference signal; determine delays associ-
ated with the zero crossings; determine the data packet based 
at least in part on the delays; and output the data packet. 
Other implementations, features, and aspects of the dis-
closed technology are described in detail herein and are con-
15 sidered a part of the claimed disclosed technology. Other 
implementations, features, and aspects can be understood 
with reference to the following detailed description, accom-
panying drawings, and claims. 
to the power Rx coil; and a pulse delay detector operatively 
coupled to the data Rx coil. The system further includes 
circuitry configured to: generate, by the power carrier signal 
generator and based on a clock signal, a power carrier signal 
having a fundamental period TP; receive, at the data pulse 
pattern generator, a data packet comprising a series of binary 
bits including Ones bits and Zeros bits; generate, by the data 20 
pulse pattern generator, a data waveform from the series of 
binary bits, the data waveform comprising a series of pulses in 
synchronization with the power carrier signal, the series of 
pulses comprising at least one pulse for each of the Ones bits 
or for each of the Zeros bits; transmit, from the power trans- 25 
mission Tx coil, the power carrier signal; transmit, from the 
data Tx coil, the data waveform; receive, by the data Rx coil, 
an interference signal, the interference signal based at least in 
part on a superposition of the transmitted power carrier signal 
and the transmitted data waveform determine, by the pulse 30 
delay detector, zero crossings of the received interference 
signal; determine delays associated with the zero crossings; 
and determine the data packet based at least in part on the 
delays. 
According to another example implementation, a transmit- 35 
ter apparatus is provided that includes a data transmission 
(Tx) coil configured for inductively coupling with a data 
receiver (Rx) coil; a power Tx coil inductively coupling with 
the data Rx coil due to their proximity with one another; a data 
pulse pattern generator configured to drive the data Tx coil; 40 
and a power carrier signal generator configured to drive the 
power Tx coil. The transmitter apparatus further comprises 
circuitry configured to: generate, by the power carrier signal 
generator and based on a clock signal, a power carrier signal 
having a fundamental period TP; receive, at the data pulse 45 
pattern generator, a data packet comprising a series of binary 
bits including Ones bits and Zeros bits; generate, by the data 
pulse pattern generator, a data waveform from the series of 
binary bits, the data waveform comprising a series of pulses in 
synchronization with the power carrier signal, the series of 50 
pulses comprising at least one pulse for each of the Ones bits 
or for each of the Zeros bits, or the series of pulses comprising 
at least one pulse for each of the Ones bits and for each of the 
Zeros bits, wherein the pulses for the Ones bits and the Zeros 
bits are of opposite polarities; transmit, from the power trans- 55 
mission Tx coil, the power carrier signal; and transmit, from 
the data Tx coil, the data waveform. The transmitted power 
carrier signal and the transmitted data waveform are config-
ured to superimpose to produce a an interference signal, the 
interference signal configured to be received at a receiver for 60 
determining zero crossing delays of the interference signal, 
and for determining the data packet based at least in part on 
the zero crossing delays. 
According to another example implementation, receiver 
apparatus is provided that includes a power receiver (Rx) coil 65 
configured for inductively coupling with a power transmitter 
(Tx) coil; a data Rx coil inductively coupling with the a power 
BRIEF DESCRIPTION OF THE FIGURES 
Reference will now be made to the accompanying figures 
and flow diagrams, which are not necessarily drawn to scale, 
and wherein: 
FIG. 1 is a block diagram of an illustrative wireless power 
and data transmission circuit across a dual-band inductive 
link using the Pulse Delay Modulation (PDM) scheme, 
according to an example implementation, with direct (k12 and 
k34) and cross (k13 , k14, k23 , and k24) couplings across two 
pairs of coils indicated. 
FIG. 2 is an illustration of PDM waveforms (simulated), 
according to an example implementation. 
FIG. 3 depicts a schematic diagram of the class-D power 
amplifier (PA) followed by the level shifter, according to an 
example implementation of the disclosed technology. 
FIG. 4A is a schematic diagram of the data transmitter (Tx) 
block in the PDM transceiver, according to an example imple-
mentation. 
FIG. 4B is a schematic diagram of an LC driver, according 
to an example implementation. 
FIG. 4C depicts operational phases of the current control 
through a coil, according to example embodiments of the 
disclosed technology. 
FIG. 5 is a schematic diagram of the full-wave passive 
rectifier with self-threshold-cancellation scheme, according 
to an example implementation of the disclosed technology. 
FIG. 6 is a schematic diagram, according to an example 
implementation, of the pulse delay detector with its operating 
waveforms to recover the data bit stream and clock. Rx-Data 
is ready to be sampled at the rising edge of the Rx-Clk as 
shown in the waveforms. 
FIG. 7Ais a schematic diagramofthereceiver(Rx) ampli-
fier, as shown in FIG. 1. 
FIG. 7B is a schematic diagram of a Rx comparator, as 
shown in FIG. 6. 
FIG. 8 is a microphotograph of a PDM transceiver proto-
type circuit. 
FIG. 9A illustrates a pair of power and signal Rx and Tx 
coils arranged in a vertical configuration, according to an 
example implementation of the disclosed technology. 
FIG. 9B illustrates a pair of power and signal Rx and Tx 
coils arranged in a figure-8 configuration, according to an 
example implementation of the disclosed technology. 
FIG. lOA shows experimental results for the passive recti-
fier measured input and output waveforms at 13.56 MHz 
when loaded by CL=lO µF and RL=0.4 kQ. The regulator 
output at V nn=l.8 Vis also shown. 
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FIG. lOB shows the rectifier power conversion efficiency 
(PCE) vs. RL for different V REC values. 
FIG. 11 shows measured transmitter waveforms for data 
bits "1" and "O" at 13.56 Mbps and PPG output (Sm in FIG. 4), 
and L4 C4 -tank waveforms after a 20 dB amplification by a 
discrete RF amplifier. 
FIG. 12 shows measured PDM transceiver waveforms 
from the top: Transmitted serial data bit stream at 13.56 
Mbps, the PPG output signal (Sm in FIG. 4), recovered data bit 
stream, and recovered clock. 10 
FIG. 13A shows measured bit error rate (BER) at 13.56 
Mbps vs. coupling distance, d, for different amounts of power 
delivered to the load (PDL). 
FIG. 13B shows measured BER vs. PDL for different val- 15 
ues of d. 
FIG. 14A shows measured BER vs. misalignment along X 
and Y axes at d=lO mm and DR=l3.56 Mbps while 42 mW 
was delivered to the Rx via L1 -L2 link. 
6 
FIG. 1 shows a block diagram of an illustrative dual-band 
wireless power and data transmission and receiver circuit 100 
for communication across an inductive link using the Pulse 
Delay Modulation (PDM) scheme, according to an example 
implementation. In certain example implementations of the 
disclosed technology, a powerTx coil L1 101, a power Rx coil 
L2 102, a data Tx coil L3 103, and a data Rx coil L4 104 are 
configured for wireless communication across a region 106 
that may include skin, air, tissue, etc. FIG. 1 also shows the 
corresponding direct (k12 andk34) and cross (k13 , k14, k23 , and 
k24) couplings across the two pairs of coils. 
According to an example implementation, the wireless 
power and data transmission and receiver circuit 100 may 
include a transmitter (Tx) 108 portion and a receiver (Rx) 110 
portion. The power and data flow is depicted as flowing from 
the left to right in FIG. 1, but in certain example implemen-
tations, certain Rx data circuitry (not shown) may be included 
in the left hand side of the figure, and Tx data circuitry (not 
shown) may be included in the right hand side of the figure to 
FIG. 14B shows measured BER vs. SIR across the L4C4 -
tank. 
20 enable bi-directional communications. 
According to an example implementation, Tx data 112 
may be received as input to the Tx 108, and may be utilized to 
produce a pulse pattern by the pulse pattern generator 114, 
which may be fed to the LC (inductance/capacitance) driver 
FIG. 15 shows measured BER vs. delay td variations for ±4 
ns around its optimal value i.e. td=28 ns at d=lO mm and 
DR=13.56 Mbps while 42 mW was delivered to the Rx via 
L1-L2 link. 
FIG. 16 is a flowchart ofa method, according to an example 
implementation of the disclosed technology. 
DETAILED DESCRIPTION 
25 115 for driving data Tx coil L3 103. In certain example imple-
mentations, a clock signal may also be received and utilized 
for generating the pulse pattern, and also for generating a 
power transmission signal for driving the power Tx coil L1 
101. 
Some implementations of the disclosed technology will be 
described more fully hereinafter with reference to the accom-
panying drawings. This disclosed technology may, however, 
30 On the Rx 110 side, the data Rx coil L5 104 may receive a 
superposition of the transmitted data signal from data Tx coil 
L3 103 (via direct coupling k34) and the transmitted power 
signal from the power Tx coil L1 101 (via cross coupling cross 
k14). According to an example implementation, this superpo-be embodied in many different forms and should not be 
construed as limited to the implementations set forth herein. 35 sition of the transmitted data signal and a transmitted power 
signal may be used in conjunction with clock recovery cir-
cuitry 118 and a pulse delay detector 120 to produce recov-
ered Rx data 124 and recovered Rx clock 126 signals. Accord-
ing to an example implementation, a passive rectifier 116 may 
Example implementations of the disclosed technology 
include systems, methods, and apparatus for wirelessly trans-
mitting data and power across inductive links of a wireless 
transceiver (Tx-Rx) system using Pulse Delay Modulation 
(PDM) for near-field simultaneous data and power transmis-
sion. According to various example implementations dis-
closed herein, the unavoidable (and typically unwanted) 
crosstalk between power and data transmission is utilized to 
recover the data signal at the receiver (Rx). For example, and 
according various implementations, power and data transmis- 45 
sion signals may be used to drive respective transmitter (Tx) 
coils at the transmitter side of the wireless transceiver. Cor-
responding power and data coils at the receiver (Rx) side of 
the transceiver may each receive the transmitted power and 
data signals, with a certain amount of crosstalk due to mutual 50 
inductive coupling, even though the coils may be configured 
40 be utilized to rectify the received power signal, and a low-
dropout regulator (LDO) may be utilized to produce DC 
power 122 to power circuitry on the receiver side of the link. 
Additional details with respect to the wireless power and data 
to minimize such crosstalk. 
In one example implementation, the (relatively strong) 
power signal may combine with the data signal at the data Rx 
coil, and the superposition of these two signals, may essen- 55 
tially "distort" the shape of the power signal such that the 
resulting signal has zero crossings that are modified by the 
data signal. In certain example implementations, the delays in 
the zero crossings can be detected relative to a recovered 
clock signal, and the data signal may be regenerated at the Rx 60 
based on the zero crossings. 
Example embodiments disclosed herein may provide a 
more efficient power and space utilization, particular for 
implantable medical devices, by utilizing the power carrier 
interference on the Rx side, and by utilizing near-field IR- 65 
UWB, particularly on the Tx side, by eliminating the data 
earner. 
Tx 108 and Rx 110 circuit 100 will be further discussed below 
with reference to the figures. 
Certain advantages may be realized in the disclosed sys-
tems, methods, and apparatus compared with traditional or 
state-of-the-art simultaneous wireless data and power trans-
mission across an inductive link, and may include one or more 
of: 1) increasing data rate, 2) reducing both Tx and Rx power 
consumption and die area, and 3) improving robustness 
against power carrier interference by reducing the required 
SIR to achieve the same BER. The following sections of this 
disclosure provide a brief overview of the PDM architecture 
with respect to the inductive links and its theory, details about 
the PDM transceiver circuit, PDM transceiver characteriza-
tion and measurement results. 
PDM Operation 
Inside the PDM Tx 108, shown in the left dashed box in 
FIG. 1, and according to an example implementation of the 
disclosed technology, a clock generator block may be utilized 
to create two non-overlapping clocks from an external master 
clock signal, Tx-Clk, at the desired carrier frequency, fp, for 
a class-D power amplifier (PA), which can generate the power 
carrier signal at a desired output power level that can be 
US 9,094,913 B2 
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adjusted by its supply voltage, PA_ VDD. The power carrier 
may be delivered to L1 101 after passing through a SQQ 
matching circuit to induce current in L2 102. According to one 
example implementation, using the same Tx-Clk, a pulse 
pattern generator (PPG) 114 can generate one or more narrow 
pulses in sync with the power carrier. In one example imple-
mentation two narrow pulses may be generated and spaced by 
half a power carrier cycle, Tp/2, for each Tx-Data bit "1". In 
one example implementation no pulses are generated for 
Tx-Data bit "O". In certain example implementations of the 10 
disclosed technology, the LC driver circuit may be configured 
to transmit each pulse across L3 -L4 data link 103 104. In 
certain example implementations, each data pulse may gen-
erate a decaying oscillatory response at a carrier harmonic 
frequency for which the L4 104 and C4 -tank is tuned. For 15 
example, within every data bit "1" period, oscillations from 
the pulses alter the timing of the power carrier interference 
zero-crossings across the L4 104 and C4 -tank, which is 
induced through k14 and k24 cross couplings. 
8 
wheres is the damping ratio, con is the natural frequency, and 
wd=wnx(l-s2 ) 112 is the natural damping frequency of the 
system. From (1) and (2), these rd-order system parameters 
can be expressed in terms of the lumped circuit elements in 
FIG.1, 
(R,R3C3 +L3) 
?iwn1 = 2R,L3C3 " 2R,C3' 
(3) 
R,+R3 
R,L3C3 " L,c,' 
(4) 
Assuming both 2nd_order systems are under damped, s 1 <l 
and s 2 <1, which is often the case for LC-tanks used in data 
telemetry links, (1) can be rearranged as, 
M,4s 
H,4 (s) = -R-,L-,-C-3 (_s_+_s-1 )-(s_+_s_)_)_x_~_C_4_(s_+_s2-)(_s_+_s_i) 
(5) 
Sj = 
j = 1, 2 
According to an example implementation, and inside the 20 
Rx 110, which is the right dashed box in FIG. 1, a passive 
full-wave rectifier 116 may be followed by a 1.8 V low drop-
out (LDO) regulator to provide the IMD power supply, VDD 
122. The Rx 110 also includes a clock recovery circuit 118 
configured to extract the internal clock, CLKR, from the 25 
received power carrier across the L2 102 and C2 -tank. VR 105 
may be designated as the receive input voltage signal across 
the L4 104 and C4 -tank and the superposition of the power 
carrier interference through k14 and k24 and PDM pulses 
through k34. In one example implementation, V R 105 may be 
amplified to create a square waveform, VA' and then a pulse 
delay detector 120 may be utilized to integrate the time shifts 
between VA and CLKR to recover the received data bit stream 
124. 
30 
and H34(s) may be expressed as the sum of its first order 
components, 
[ 
A1 Aj A1 Ai l H,4(s)= --+--+--+--, 
~+~) ~+~) ~+~ ~+~ 
(6) 
Inductive Link Impulse Response 
35 
where 
In the PDM data link in FIG. 1, since k34 is relatively small, 
-M34S1 (7) 
we can neglect the effect of the L4 C4 -tank on the L3 C3 -tank to 
simplify our equations. The pulse pattern generator 114 in 40 
FIG. 1 can be modeled by a voltage source in series with 
output resistance, Rs, driving L3 C3 -tank. L4 C4 -tank is tuned 
A1 = ------------
R,L3C3(s) - s1) x ~C4(s2 - si)(si - s1) 
= a1 + jb1 , 
-M34S2 A1 = ------------
R,L3C3(s1 - s2)(sj - s2) x ~C4(si - s2) 
(8) 
at fd, while the L3C3 -tank can be either tuned at fd or left at its 
self-resonance frequency (SRF), in which case C3 in FIG. 1 
represents the parasitic capacitance ofL3 . The inductive data 
link transfer function in the S-domain i.e. the ratio of the 
voltage across the L4 C4 -tank, YR, to the LC driver output, V n 
can be described as, 
M,4s 
H,4(s) = (R,L3C3s2 + (R,R3C3 + L,)s + R, + R,) 
(1) 
(~C4s2 + R4C4s + 1) 
where all circuit parameters are the lumped elements in FIG. 
1 and M34=k34x(L3L4 )°"5 is the mutual inductance between 
L3 and L4 . H34(s) is composed of two 2nd_order terms, one 
originating from the data Tx and the other from the data Rx 
tanks, each of which can be expressed as, 
(2) 
= a2 + jb2 , 
45 
and the inverse Laplace transform may be applied to find the 
impulse response for the inductive link, 
h34(t)~2e-l;Jw41)>llfr (a1 cos( Wd;t)+b 1 sin( Wd;t))+2e4-260 
n2; (a2 cos(wd2 t)+b2 sin(wd2 t)) (9) 
50 This response is an oscillation, which envelope builds up 
rapidly with 1/s1 wn 1 but decays slowly with l/s2 wn2 . 
The impulse response of the power interference link due to 
k14, i.e. H14(s), can be found from (5) by substituting L3C3 -
tank circuits parameters and M34 with L1 C1 -tank parameters 
55 and M 14, respectively. Because the voltage across L1 is much 
larger than that of L2 , we can safely neglect the effect of 
L2C2 -tank on the L4 C4 -tank through k24. Therefore, the 
amplitude and phase of the power carrier interference across 
the L4C4 -tank, i.e. the power carrier component ofVR, can be 
60 calculated using IH14(jwP)I and LH14(jwP), respectively, 
where wP =2nf P. 
Pulse Delay Modulation 
65 FIG. 2 depicts simulated PDM waveforms 200 according 
to an example implementation of the disclosed technology. 
Using the inductive link impulse responses as discussed in the 
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previous section the receiver input voltage VR 105 (see FIG. 
1) may be calculated. According to one example implemen-
tation, instead of using a data carrier for each data bit "1 ", two 
narrow pulses 202, equal but opposite in amplitudes with a 
pulse width 204 of tpwd2htfd and spaced by a pulse spacing 
206 ofTi2=1hfP, may be transmitted across the L3 C3 -tank. 
Other example implementations (not shown) may utilize one 
narrow pulse for each data bit "1" and an opposite polarity 
narrow pulse for each data bit "O," effectively doubling the 
data rate. However, as readily apparent to one skilled in the 10 
art, the selection of the number of pulses 202 per power 
carrier 208 cycle may be selected based on a combination of 
a tolerable bit error rate (BER), needed bandwidth, etc. 
FIG. 2 also depicts the interaction of the received data pulse 15 
signal 212 with the power carrier signal 208 to produce the 
receiver input voltage VR 105. The pulses 202 initiate oscil-
latory patterns across L4C4 -tank based on equation (9) to 
produce the received data pulse signal 212. To minimize 
inter-symbol-interference (ISI) within consecutive 'T's, it 20 
may important for these oscillations to dampen quickly. It can 
be seen from equations (9) and (4) that increasing s2 wn2 , 
which is proportional to R4 , helps damping the oscillations 
faster. Therefore, the quality factor (Q4 ) of the L4 C4 -tank in 
FIG. 1 may intentionally be reduced by increasing R4 , 25 
according to an example implementation of the disclosed 
technology. 
When present, the abovementioned data pulse oscillations 
212 change the shape of the received power carrier 208 across 
Line Width 
Link Coil Size (mm) #Turns (mm) 
Power L1 32 x 32 2 
*L2 10 x 10 0.255 
Data L3 30 x 30 
L4 10 x 10 0.4 
10 
where n is an integer number, LH14GwP)/wP and LH34Gwd)/ 
wd are the delays for power carrier interference and data 
pulses from L1 to L4 and L3 to L4 , respectively, and tPA is the 
total delay from the Tx-Clk to the power carrier across L1 C1 -
tank in FIG. 1. 
The example transient simulated PDM waveforms 200 as 
shown in FIG. 2 correspond to the simplified PD M model 100 
in FIG. 1, based on equation (9) and the dual-carrier inductive 
link specifications in Table I (below). For the simulation, two 
narrow pulses were generated for each data bit "1" after an 
adjustable delay oft don the Tx side with respect to the power 
carrier. Each pulse creates an oscillation across L4 C4 -tank 
that shifts the zero-crossing times of the induced power car-
rier interference 105. It can be seen that the superimposed 
signal, which is labeled as VR 105, has 2.5 ns zero-crossing 
time shift 214 to left for bit "1" and no shift 216 for bit "O". 
The inductive link specifications for the simulation are 
shown in Table I below. The power carrier across L1 C1 -tank in 
this simulation was a 50 V P-P sinusoid with 90° phase shift at 
fP =13.56 MHz. V rin FIG. 1 is shown on the top trace in FIG. 
2 with two tpw =5 ns pulses with equal but opposite 2.5 V 
amplitudes at t1 =td=l.6 ns and t2=t~ Ti2=38.4 ns delay 
times with respect to the negative peak of the power carrier 
interference. The resulting signal across L4C4 -tank, shown in 
dashed gray, demonstrate how these fd=50 MHz oscillations 
dampen rapidly by t=-35 ns and t=-70 ns before the begin-
ning of the next pulse due to the lowered Q4 =5. See the 
inductive link specifications in Table I. 
TABLE I 
S ecifications 
Mutual Coupling 
(kl x 10-3 
L (nH) **R (Q) f (MHz) Q SRF (MHz) L1 L2 
500 
195 
165 
56.8 
0.5 
0.34 
0.48 
0.44 
13.56 85.2 
13.56 48.8 
50 
50 
108 
•40.5 
116 
237 
255 
550 
37 9 6.4 
37 4.2 8.5 
9 4.2 19 
6.4 8.5 19 
L4 C4 -tank. To facilitate the detection of these changes, one 
embodiment of the disclosed technology utilizes the timing of 
the data pulses 202 in a way that they alter the zero-crossing 
times of the interfering sinusoidal power carrier, or the 
receiver input voltage V R 105. In certain example implemen-
tations, the zero-crossing times may be the most sensitive 
points of the signal to an external disturbance. Hence, in one 
implementation, the Tx pulses for every bit "1" may be 
applied at the beginning and in the middle of every bit period 
in sync with the power carrier 208, and after a specific delay, 
td, which is selected such that the voltage peaks of the data 
oscillations at V R 105 coincide with the original zero-crossing 
times of the power carrier interference at V R 105. The result is 
a shift 214 in the V R 105 zero-crossings in a certain direction 
for bit "1", as shown FIG. 2, while the received "O" bit 216 
does not result in the same shift. 
Without data pulse oscillations, the induced power carrier 
interference across L4C4 -tankmay be a clean sinusoid wave-
45 form, which is the dashed black waveform labeled as Power 
Carrier 208 in FIG. 2. The actual received signal, VR 105 
however, which is shown in solid black in FIG. 2, results from 
the superposition of the data and power components. It can be 
50 seen in this illustrative example that the PDM superposition 
of the data and power components may result in a shift of 
zero-crossings of the superimposed waveform. For example, 
in this illustration, and for a bit "l"VR 105 is shifted by 2.5 ns 
to the left (e.g., from t2 c1(o)=l8.4 ns and t2 c 2 (o)=55.3 ns in the 
55 dashed waveform to tzcl(I)=15.9 ns and t2 c 2 (1)=52.8 ns in the 
solid waveform, respectively). 
According to an example implementation of the disclosed 
According to an example implementation, the pulse pattern 60 
generator block 114 in FIG. 1 may set the delay td at, 
technology, the LC tanks associated with thepowerTx coil L1 
101 and the power Rx coil L2 102 (e.g., L1C1 and L2C2 
respectively) may be configured for high-Q and both may be 
tuned at the power transmission frequency (fP) for efficient 
(10) 
power transmission. Thus, according to an example imple-
mentation, the induced power carrier received at the Rx coil 
L2 102 (associated with the L2 C2 -tank) may be much stronger 
65 than the power carrier that may be induced at the data Tx coil 
L3 103 (L3 C3 -tank) and data Rx coil L4 104 (L4 C4 -tank). 
Therefore, in certain example embodiments, the transmitted 
US 9,094,913 B2 
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data pulses may not have any noticeable effects on the power 
link and the recovered clock signal, CLKR. 
12 
pulses (for example S1 and S2 ) spaced by TP/2, with adjust-
able width and delay for data bit "1" (but no pulses for bit 
"O"). Therefore, the data rate (DR) in this PDM implementa-
tion may be the same as the power transmission frequency fr 
According to an example embodiment, the width of data 
pulses, tpw' may be continuously adjustable from about 3 ns to 
about 8 ns via the PW 402 input node. According to an 
example implementation, the data pulse delay, td, may be 
adjustable from about 5 ns to about 71 ns to compensate for 
In certain example implementations, the pulse delay detec-
tor circuit 120 in FIG. 1 may be utilized to recover the serial 
data bit stream, Rx-Data 124. In certain example implemen- 5 
tations, since pulses 202 are transmitted for data bit "1", but 
not for data bit "O", the delay between zero-crossings of 
signals across L4 C4 and L2C2 tanks may be detected by the 
pulse delay detector circuit 120 to recover the serial data bit 
stream, Rx-Data 124. 10 process variations by a combination of a coarse delay, con-
trolled by three binary-weighted bits (PD0 _2 ) from 0-56 ns 
with 8 ns steps, and a fine delay, controlled by an analog input 
(PD), from 5-15 ns. In an example implementation, the coarse 
Any detuning of power and data LC-tank circuits in FIG. 1 
could affect data recovery in Rx by changing LH14(jwP), 
LH34(jwd), and fd, which determine the timing of zero cross-
ings of the power carrier interference and voltage peaks of the 
data pulse oscillations. According to equation (10), such 15 
variations could be compensated by td, which in one example 
implementation, is adjustable. 
delay may be generated by accumulating propagation delays 
of a series of capacitive-loaded inverters. The parasitic 
capacitances of one or more PMOS transistors, MP 404, 
which vary with their gate voltage, may be utilized in an 
example embodiment to generate the fine delay. In a example 
embodiment, S1 406 and S2 408 may be combined in an OR PDM Transceiver Architecture 
A PDM transceiver prototype was designed to operate at 
13.56 MHz within the industrial-scientific-medical (ISM) 
band. It should be noted that regulatory compliance due to Rx 
oscillations at fd=SO MHz is not a concern in the near-field 
short-range communications, where the transmission range is 
short in comparison to far-field communications. Although 
this disclosure discusses the transceiver configured for down-
link, it can also be used for uplink 
Transmitter Design 
Power Transmitter 
FIG. 3 depicts example circuitry 3 00 that may be utilized in 
the PDM power transmitter. For example, according to one 
example embodiment, the circuitry 300 may include a level 
shifter 302 and a class-D power amplifier (PA) 304. In an 
example implementation, the PA 304 (for example, as 
depicted in FIG. 1) may drive L1 101 through a SQQ matching 
circuit. In an example implementation, the PA 304 may be 
driven by a pair of non-overlapping clocks CLKA 306 and 
CLKB 308 to avoid instantaneous large currents in the output 
stage transistors, N1 310andP1 312.Accordingto an example 
embodiment, the output stage transistors, N 1 310 and P 1 312 
may operate as switches and may be configured with approxi-
mately four ohms of"on" resistance (e.g., when conducting). 
In other embodiments, the output stage transistors N 1 310 and 
P 1 312 may be configured such that the conduction output 
"on" resistance is between about one ohm and about eight 
ohms. 
In an example implementation, the amplifier power supply, 
PA_ V DD 314, may be adjustable. For example, in one imple-
mentation, PA_ V DD314 may be adjustable between about 1.8 
V to about 5 V to control the PA 304 output power up to 340 
mW. In accordance with an example implementation, the 
level shifter 302 circuitry may be utilized at the PA 304 input 
to convert the non-overlapping clocks 306 308 from 1.8 V to 
the PA_ V DD 314 level. In this example embodiment, the 
maximum PA output power is 340 mW when PA_ V DD 314=5 
V. According to certain example embodiments, the adjustable 
feature of the PA 304 maybe utilized to control the amount of 
transmitted power, independent of the clock amplitude. 
Data Transmitter 
FIGS. 4A and 4B depict example embodiments of the 
PDM data transmitter circuitry. FIG. 4A depicts circuitry of 
an example pulse pattern generator (PPG) 114. According to 
an example implementation of the disclosed technology, with 
each TP period, the PPG 114 may be utilized to generate 
20 gate to generate Sm 410 for monitoring. The pattern pulse 
generator (PPG) block 114, in an example embodiment, may 
be configured to generate two pulses with Ti2 spacing and 
having adjustable width (tpw) and delay (td). 
FIG. 4B depicts circuitry of an example LC driver 115. 
25 According to an example implementation of the disclosed 
technology, the LC driver 115 may apply narrow pulses 
across L3 103, in a similar fashion to conventional H-bridge 
drivers, but with the capability of greater signal amplitudes. 
For example, and as depicted in FIG. 4B, the LC driver 115 
30 may be utilized to quadruple the supply voltage, V DD' across 
the Tx data coil, L3 103. For example, for each data bit "O", 
S1=S2 =0, T1 2 and P1 2 tum on, and N 1 2 tum off. Therefore, 
bothL3 103 ~odes are
0
connected to V D~andoff-chip Cm and 
C D 2 capacitors are charged to V DD via P 1 2 , (as shown on the 
35 top of FIG. 4C). In this condition, no cu~ent passes through 
L3 103 and no voltage change is induced across the corre-
sponding Rx data coil, L4 l 04 (or the L4C4 -tank). In the driver 
circuit, P 3 _6 may be utilized to dynamically bias the bulks of 
P 1 2 to the highest voltage to avoid current flow in the bulk. 
40 FIG. 4C depicts the zero current operational phase 402 for 
this example scenario for a data bit "O." 
Referring again to FIG. 4B, and according to an example 
implementation, for each data bit "1", after a delay oftd, S1 
may toggle to" 1" for tpw' during which P 2 and T 1 tum off, N 1 
45 turns on, and Cm is in series with L3 103 while the left node of 
L3 103 is connected to ground via N 1 . FIG. 4C depicts opera-
tional phases 406 408 of the current control through a coil. As 
shown by the first current operational phase 406, the voltage 
across L3 103 may increase to 2xV DD and its current, i3 , may 
50 ramp up (from right to left) at a rate of di3 /dt=2xV DdL3 
(ignoring the voltage drops across N 1 and T 2 in this simplified 
analysis). The di3/dt is responsible for inducing a voltage 
across the Rx data coil, L4 l 04 (or the L4 C4 -tank), which is the 
data part ofV R=M34di3 /dt cx2xV DD. According to an example 
55 embodiment, to end the first pulse, S 1 may be toggled back to 
"O", at which time T 1 shorts the left node of L3 to V DD and 
provides a path for i3 to return back to zero without causing 
undesired oscillations. After a delay of Ti2, S2 may be 
toggled to "1", resulting ina currentpulseinL3 , similar to that 
60 ofS 1 but in the opposite direction (left to right), as shown in 
the second current operational phase 406. 
By doubling the voltage across L3 103 in each direction, 
embodiments of the LC driver 115 can improve the commu-
nication range and robustness of inductively powered telem-
65 etry links, especially those designed in low-voltage technol-
ogy nodes. It should be noted that in this design, since S2 is 
already out-of-phase with respect to Su resulting in i3 flowing 
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in opposite directions, the induced data pulse oscillations 
across L4C4 -tank also have opposite polarity, and change the 
zero-crossing times of power carrier interference in the same 
direction (as shown in FIG. 2). 
14 
input common mode range (ICMR) of the comparator. A 
controllable delay with a circuit diagram identical to the one 
shown in FIG. 4 may generate tR. In one example implemen-
tation, the amplifier 107 gain is 22.5 dB at fd=SO MHz and the 
Receiver Design 
5 static power consumptions of the amplifier and comparator 
are about 156 µA and about 127 µA, respectively. 
Power Management 
FIG. 5 shows the schematic diagram of an example full-
wave passive rectifier 116 in the PDM power receiver with a 10 
self-threshold-cancellation scheme, according to an example 
embodiment of the disclosed technology. In this example 
scheme, initially V REC 502 reaches VINR 504-V Th(P2 ) through 
P2 , leading to V c=V REc-V Th(P3 )=V INR-2V Th(P2 •3 ). Since 
VsG(Pl)=V INR-V c=2V Th(P2 •3 )>V Th(Pl)' P1 is pushed into tri- 15 
ode, and V REC is charged up until V c becomes VINR-V Th(PI)· 
Therefore, V REC finally reaches VINR-V Th(PI)+ V Th(P3 ), 
which means that P 1_3 play the role of a diode with effective 
voltage drop ofV Th(Pl)-V Th(P3 ). This significant reduction in 
the threshold voltage improves the power conversion effi- 20 
ciency (PCE). Nv N2 , P4 , and P5 are used for full-wave 
rectification. In this example passive rectifier 116 circuit, P 1_3 
play the role of a diode with effective voltage drop 
ofV Th(Pl)-V Th(P3 ), which may improve the PCE. 
Data Receiver 25 
According to an example implementation of the disclosed 
technology, and as shown in the Receiver (Rx) 110 side of 
FIG. 1, VR 105 can be amplified by a high gain amplifier 107 
followed by two inverters to create a square waveform, VA. In 
an example implementation, a pulse delay detector 120 is 30 
then used to detect the phase shift (delay) between VA and the 
recovered clock from the L2C2 -tank (CLKR) to detect ''l''s 
and "O"s in the data bit stream. 
FIG. 6 shows an example schematic diagram of the pulse 
delay detector 120 with its key internal node waveforms 602. 35 
CLKR, for example, represents the recovered clock. VA is 
similar to CLKR, but difference is the delay in the rising and 
falling edges. According to an example implementation of the 
disclosed technology, a delay between VA and CLKR can be 
detected by an XOR gate, which is represented by V PD· 40 
During one T P' an integrator may be utilized, according to an 
example embodiment, to accumulate the energy inside V PD 
pulses by charging a capacitor, C= 1.1 pF, with I= 100 µA. The 
integrator output, VINn may then be compared with an exter-
nally-adjustable reference voltage, V refi to detect data bit" 1 ". 45 
vrefcan be adjusted such that the integrator output is greater 
than vreffor"l"s and smaller than vreffor"O"s. VA andCLKR 
may also be combined in a NOR gate to generate the reset 
signal, V Rsn to discharge C and prepare the integrator for the 
next data bit. To recover short pulses at the comparator 604 50 
output, a D-type flip-flop may be clocked at the rising edge of 
VRsr· Therefore, Rx-Data may be ready to be sampled at the 
rising edge of the Rx-Clk. A small delay (tR) between CLKR 
and VA may be required to set the integrator output, V INn 
within the input common mode range of the comparator. In an 55 
example implementation, the small delay tR may be continu-
ously adjustable from about 5 ns to about 71 ns to compensate 
for process variations by a combination of fine and coarse 
delays, controlled by CD and CD[0:2], respectively. 
FIG. 7A depicts a schematic diagram of an example 60 
embodiment of the PDM Rx amplifier 107 (for which V R 105 
provides input, as shown in FIG. 1). FIG. 7B depicts a sche-
matic diagram of an example embodiment of the high-speed 
comparator 604 (as shown in block form in FIG. 6). Because 
the nMOS differential pair is used in the comparator 604, a 65 
small delay between CLKR and VA, tR (as shown in FIG. 6) 
may be required for the data bit "O" to set VINr within the 
Prototype and Experimental Results 
FIG. 8 is a microphotograph 800 of a PDM transceiver 
prototype circuit that was fabricated in a 0.35-µm 2P4M 
standard CMOS process, occupying 1.6 mm2 of chip area. 
Two PDM chips were used in the experimental setup and were 
wirebonded to QFN packages mounted on 2-layer FR4 
printed circuit boards (PCBs ). Each PCB included a planar 
figure-8 coil for data transmission (as depicted below in FIG. 
9B). The micrograph 800 also shows approximate circuitry 
regions, including a band gap reference (BGR) for constant 
current that that does not change with temperature, etc.; a low 
drop out (LDO) regulator, which can operate with a very 
small input-output differential voltage; Data Rx circuitry; 
Data Tx circuitry; the Class-D PA 304, and the passive recti-
fier (REC) 116. 
FIGS. 9A and 9B depict example configurations of the 
power Tx coil L1 101, the power Rx coil L2 102, the data Tx 
coil L3 103, and a data Rx coil L4 104. According to an 
example implementation of the disclosed technology, the 
(strong) power field 902 induced by current in the power Tx 
coil L1 101 can wirelessly induce current in the corresponding 
power Rx coil L2 102, in part due to the coil orientations. In 
certain embodiments, the power field 902 also can induce 
small currents in the data Tx coil L3 103, and a data Rx coil L4 
104. The configuration shown in FIG. 9 A can help minimize 
the induced currents in the data Tx coil L3 103 and the data Rx 
coil L4 104. For example, and according to certain embodi-
ments, the data Tx coil L3 103 and the data Rx coil L4 104 may 
be oriented perpendicular with respect to the power field 902 
so that it does not induce a strong current in the data Tx coil 
L3 103 or the data Rx coil L4 104. According to an example 
embodiment, the data field 904, induced by current in the data 
Tx coil L3 103, can provide wireless data transmission to the 
data Rx coil L4 104. 
FIG. 9B depicts an example figure-8 configuration of the 
data Tx coil L3 103 and the data Rx coil L4 104. In this 
example embodiment, the interference current induced by the 
power field 902 (generated by current in the power Tx coil L1 
101) in one loop of the figure-8 coils can oppose the current 
induced in the other loop. Thus, according to an example 
implementation, the overall induced interference current may 
be weakened or minimized; while the respective fields 906 
908 generated by current in the figure-8 data Tx coil L3 103 
may induce the data signal in the respective data Rx coil L4 
104. 
In the construction of an experimental prototype, L1 101 
was carefully aligned and glued behind L3 103 to minimize 
k 13 . L2 102 was also glued over L4 104 with careful alignment 
to minimize k24 . The geometries of a printed spiral coil in the 
Tx and a wire-wound coil in the Rx were optimized at 13.56 
MHz for power transmission. L1 101 and L2 102 were glued 
onto L3 103 andL4 104, respectively, following careful align-
ment to minimize undesired cross couplings between power 
and data coils, k13 and k24 . The specifications of power and 
data coils are summarized in Table I. At PA_ V DD=S V, which 
is the maximum voltage in this process, the class-D PA deliv-
ered 340 mW to a SQQ load with measured 61.8% power 
efficiency at fP =13.56 MHz. 
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FIG. lOA shows the passive rectifier (for example, the 
passive rectifier 116 of FIG. 1 and FIG. 5) measured input and 
output voltage waveforms 1000 when loaded by CL=lO µF 
and RL=0.4 kQ. In this condition, for VREc 1006=2.5 V, the 
peak of the 13.56 MHz carrier was 3.6V. FIG. lOAalso shows 5 
theregulatoroutput, V DD 122=1.8\7, across a 10 µF capacitor. 
The maximum ripple on V DD 122 was 50 m V, which was 
acceptable in our digital-based Rx. Also shown in the wave-
forms 1000 are the VIN+ 1002 and VIN- 1004. 
FIG. lOB shows measurement results 1010 of the passive 10 
rectifier (for example, the passive rectifier 116 of FIG. 1 and 
FIG. 5) measured power conversion efficiency (PCE) vs. RL at 
13.56 MHz for different VREc values. For example, as RL 
increases, the voltage drop across the rectifier pass transistor 
(i.e. P 1 in FIG. 5) reduces, which decreases the rectifier pow er 15 
loss and, therefore, increases the PCE. At high V REC values, 
the PCE is slightly increased because the rectifier voltage 
drop is relatively smaller. For a wide range of RD the rectifier 
PCEis >50%. 
FIG. 11 is a chart 1100 of measured waveforms (compare 20 
to the simulated waveforms 200 as shown in FIG. 2). For 
example, starting from the top-most waveform in FIG. 11 and 
moving downwards, the chart 1100 shows the Tx-Data 112 
with transmitted data bits of"l" 1102 and "O" 1104 at 13.56 
Mbps. The next waveform Sm 410 shows the monitored PPG 25 
114 output (for example, the Sm 410 as shown in FIG. 4A). 
The next waveforms 1106 1108 1110 were measured across 
the L4 C4 -tank(i.e, atVR 105 inFIG.1) and amplified by about 
20 dB by a discreet amplifier. For example, data oscillation 
waveform 1106 was measured when the power carrier was 30 
not present; the power carrier interference waveform 1108 
was measured when the when data oscillations 1106 were not 
present; and the superposition of data and power components 
in the received signal waveform 1110 when both power car-
rier 1108 and data oscillations 1106 were present are shown in 35 
the bottom waveform 1110. As shown in the received signal 
waveform 1110, the data oscillations 1106 have shifted the 
zero-crossings 1112 of the power carrier 1108 to the left by 
2.3 ns. In this measurement, d=lO mm, td=28 ns, and 
PA_ V DD=4 V. The power link was able to deliver 42 mW of 40 
regulated power to the Rx and measured SIR was -18.5 dB. It 
should be noted that SIR is defined as the ratio of the energy 
inside data pulse oscillations for the data bit" 1" to that inside 
the power carrier interference during one data bit period (T P). 
FIG. 12 shows measured waveforms 1200 in the experi- 45 
mental PDM transceiver setup. The two top waveforms 112 
410 are from transmitter, and the two bottom waveforms 124 
126 are from receiver side. For example, shown from top to 
bottom in FIG. 12 are the Tx-Data 112 (the transmitted serial 
data bit stream at a data rate (DR)=13.56 Mbps) the PPG 50 
output 410 (for example, Sm 410 in FIG. 4); the recovered 
serial data bit stream Rx-Data 124; and recovered clock Rx-
Clk 126. Parameters utilized in the measurements are: d=lO 
mm and SIR =-18.5 dB, when 42 mW ofregulated power was 
delivered to a resistive load. The Rx-Data 124andRx-Clk126 55 
were measured through an isolator that was supplied at 2.5 V. 
d=lO mm, td=28 ns, tpw=5 ns, PA_VDD=4 V, VREc=2.5 V, 
Vdd=l.8 \7, Vref=0.9 \7, tR=4 ns, and SIR=-18.5 dB. 
FIGS. 13A, 13B, 14A, 14B, and 15 show measured bit 
error rate (BER) of the wireless link prototype as measured by 60 
arranging the coils in parallel alignment using Plexiglas 
sheets. The surface-to-surface distance, d, between the two 
PCBs, each of which had 1.5 mm thickness, was 10 mm. 
Thus, the coupling distances forthe data and power links were 
10 mm and 13 mm, respectively. A pairofTektronix GB 1400 65 
(GigaBERT) were used to generate the random serial data bit 
stream and synchronized clock (for example, the Tx-Data 112 
16 
and Tx-Clk in FIG. 1) and measure the wireless link BER of 
the recovered data, Rx-Data 124, in real time. 
In order to test the link in a truly wireless setup and avoid 
any ground loops, a dual channel voltage isolator (Si8620, 
Silicon Labs, TX), was utilized and externally supplied 2.5 V 
on the Rx 110 side to deliver Rx-Data 124 and Rx-Clk 126 to 
the GigaBERT for BER measurements. The PDM Rx 110 was 
inductively powered through the on-chip power management 
block, which generated the regulated V DD for the rest of the 
chip. Hence, the Rx 110 PDM chip was completely isolated 
from the Tx 108 chip. To avoid probing the inductive link 
directly in observing the effects of PDM on the Rx signal, a 
discrete custom RF amplifier was utilized, in addition to the 
PDM receiver. 
In order to achieve the high data rate (DR) of 13.56 Mbps, 
the data oscillation at VR 105 (i.e., across the L4C4 -tank) 
initiated by each Tx pulse was suppressed within Ti2=36.8 
ns. With a large quality factor (Q4 ) of the L4C4 -tank, the data 
oscillations may have a slow decaying pattern and multiple 
cycles may be dedicated during Ti2 by tuning L4C4 -tank at 
fd>>2fr However, this method makes PDM more sen~itive to 
variations in td as will be discussed below. In the expenmental 
measurements, Q4 was reduced to 5 by adding Rp=lOOQ in 
parallel with L4 C4 -tank (tuned at fd=50 MHz), as shown in 
FIG. 1, to limit the number of data oscillations and avoid 
intersymbol interference (ISI). 
FIG. BA shows the measured BER 1300 at 13.56 Mbps for 
various amounts of power delivered to the load (PDL ), while 
changing the coil distance d from 4 to 10 mm. These results 
indicate that ifthe acceptable BER limit is considered 10-6 , 
the PDM transceiver disclosed herein can achieve a data rate 
(DR) of13.56 Mbps while delivering 42 mW at d=lOmm, as 
shown by the encircled data point 1302 in FIG. 13A. Accord-
ing to an example implementation of the disclosed technol-
ogy, as more power is delivered to the load, the errors may 
increase because the interference amplitude increases and the 
small pulses may have less effect on the zero-cross shifting 
and the detection of the shift may be more difficult. 
FIG. 13B shows similar results as in FIG. 13A, but as a 
function of power delivered to the load (PDL). As shown, as 
PDL increases, the error increases. In accordance with an 
example implementation of the disclosed technology, 1 o-6 
may be an acceptable BER and approximately 10 mm is 
nominal distance for implantable devices. Thus, the encircled 
data point 1312 in FIG. 13B indicates that approximately 42 
mW of power can be delivered to the load while achieving 
acceptable BER at a distance of d=lO mm. FIG. 13B shows 
measured BER values vs. PDL for different d. At d=lO mm, 
for PDL>42 mW, the SIR decreases and leads to higher BER. 
In these measurements, the data Tx and Rx supply voltages 
were constant at 1.8 V while the PA_ V DD was swept between 
3.3 V and 5 V to achieve different PDL values. The PDM data 
Tx and Rx power consumptions were 960 pJ/bit and 162 
pJ/bit, respectively. Specifications of the prototype PDM 
transceiver ASIC are summarized in Table II. 
TABLE II 
PDM-Transceiver Specifications 
Technology (TSMC) 
Data transceiver supply voltage, V dd 
Class-D PA supply voltage, PA_ V DD 
Power carrier frequency, fP 
Data rate, DR 
Pulse specs: tit,,w 
Bit-error-rate (BER) 
0.35-µrn 2P4M CMOS 
1.8 v 
1.8-5 v 
13.56 MHz 
13.56 Mbps 
28 ns/5 ns 
4.3 x 10-7 
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TABLE II-continued 
PDM-Transceiver Specifications 
Technology (TSMC) 0.35-µrn 2P4M CMOS 
Nominal coils distance, d 
Nominal delivered power to the load 
Power consumption (Data) Tx 
Rx 
Area on chip (Power and Data) 
18 
FIG. 15 shows the measured BER values 1500 when the 
delay, td, applied to the data pulses (for example, the data 
pulses 202 of FIG. 2) is varied up to ±4 ns around its optimal 
value oftd=28 ns (for example, by controlling the PD signal in 
FIG. 4A). As indicated td variations above 2 ns significantly 
increased the BER. According to an example implementation 
of the disclosed technology, and as depicted in FIG. 15, the 
use of crystal-based oscillators with sub-nanosecond jitter 
may be utilized in the system to generate the clock. In certain Tx 
Rx 
10 mm 
42 mW 
960 pJ/bit 
162 pJ/bit 
0.88 mm2 
0.72 mm 
FIG. 14A is a graph 1400 that shows the measured changes 
in the BER due to coil misalignments along the X- and Y-axes 
at d= 10 mm and PD L=4 2 mW. These curves show that figure-
10 systems with highjitter oscillators, the PDL may be reduced 
to increase the SIR and maintain a low BER (see FIGS. 13B 
and 14B). According to certain embodiments, the data Tx 
block can actively adjust td in a closed loop to maintain the 
s coils are more robust against misalignments along the 15 
X-axis (lower BER at the same misalignment) compared to 
the Y-axis, which is in agreement with observations based on 
variations in the coils' coupling. 
FIG.14B is a graph 1410that shows the measured BER vs. 
the signal-to-interference ratio (SIR) across the L4 C4 -tank 20 
(for example, at VR 105 in FIG. 1), indicating that for an 
acceptable BER of 1 o-6 , the minimum required SIR for this 
PDM receiver is about -18.5 dB, as shown by the encircled 
data point 1412. At lower SIR, data oscillations across L4C4 -
tank may have less effect on shifting the zero-crossings of the 25 
power carrier interference, leading to smaller variations on 
the integrator output (for example, as shown in FIG. 6) for the 
data bit "1" and higher BER. 
Table III benchmarks PDM against recent methods for 
simultaneous power and data transmission. In terms of tech- 30 
nical effects, the experimental prototype PDM transceiver 
disclosed herein can achieve a data rate of13.56 Mbps with a 
BER of 4.3x10-7 across a 10 mm inductive link, which is the 
first pulse-based technique for simultaneous power and data 
transmission at such high data rates. Data Tx and Rx power 35 
consumptions under these conditions are only 960 and 162 
pJ/bit, respectively, while a separate power link delivers 42 
mW of regulated power to the load. Compared to the state-
of-the-art, embodiments disclosed herein not only increased 
the data rate by a factor of about 6.7 but also reduced the data 40 
Rx power consumption by about 19 fold. In terms of technical 
effect, this power reduction may be an important factor in 
inductively powered IMDs, where received regulated power 
is quite precious. 
BER. 
According to an example implementation of the disclosed 
technology, adjustment of td based on the delay between data 
oscillations and zero-crossing times of the power carrier 
interference across the L4 C 4 -tank may be utilized for success-
ful data recovery in the PDM. For example, the jitter in 
Tx-Clk and any changes in the link impulse response due to 
coils distance variation or misalignment can vary the optimal 
td. However, PDM is fairly robust against such td variations 
because: 1) Variations of the phase delay resulting from the 
changes in k14 (power interference path) and k34 (data path), 
which are the rd and 3rd terms in equation (10), respectively, 
tend to cancel out each other. In certain embodiments, this 
will maintain t d fairly constant considering the fact that L 1 and 
L3 move together. 2) Small variations in td slightly shift the 
voltage peak of the data oscillations (for example, the data 
oscillations 212 in FIG. 2) that could result in SIR reduction 
across the L4 C4 -tank. It can be shown that iftd varies by li.td, 
SIR decreases by 20 log10 (1/cos wdli.td). This implies that 
SIR only decreases by 3 dB if li.td=l/sfd=2.5 ns. Fortunately, 
the jitter in crystal-based oscillators is much smaller than 2.5 
ns. 
According to an example implementation of the disclosed 
technology, an automatic gain control (AGC) may be utilized 
to compensate for conditions of fading and distance variation 
(such as in IMDs) to avoid voltage saturation at small d or 
weak signals at large d. Although the PDM transceiver dis-
closed herein does not require AGC, because V R is amplified 
to create a square waveform, a similar mechanism can adap-
tively adjust tR (for example, as shown in FIG. 6). Similar to 
td, changes in the coils' coupling can vary tR and result in 
The LSK data link, as referred to in Table III, achieved 2.8 
Mbps with smaller Tx power consumption. However, LSK 
can only be used for the uplink while PDM can be used for 
both up and downlink. Moreover, LSK consumes low power 
for data transfer at the cost of reducing the PDL by up to 50% 
at high data rates. 
45 variations in VINT· In this condition, tR values that are too 
small or too large can result in Rx-Data 124 to be continu-
ously "O" or" 1 ",respectively. Certain example embodiments 
of the disclosed technology include a local feedback mecha-
nism that monitors a certain parameter in the Rx-Data 124, 
(e.g. cyclic redundancy checking (CRC)) to compensate for 
TABLE III 
Benchmarkin 
Power Die Area Supply 
Mod. Comm. #of Distance Data Carrier Carrier DataRate Tx/Rx Power CMOS SIR (mm3 ) Vol. 
Scheme Link Coils (mm) Freq. (MHz) Freq. (MHz) (Mbps) (pJ/bit) Tech. (µrn) (dB) (Data Tx/Rx) (V) BER 
pcFSK Down 2 5/10 5/10 2.5 -/152 1.5 -10.29 10-5 
BPSK Down 4 15 10 10 1.12 -1625 0.18 -10.2 1.8 10-5 
LSK+ Up 2 20 25 25 2.8 35.7/1250 0.5 2.212.2** 2.8 10-6 
FSK Down 4 20 -15 1.25 0.8 2.7 
BPSK Up 4 20 48 1962/- 0.8 2.3** 2.7 2 x 10-4 
QPSK Down 4 13.56 4.16 2 x 10-6 
BPSK Down 4 10-15 20 2 2 -13100 0.35 -12* -14.4 4.5 10-7 
DPSK Down 4 20 2 2 0.18 1.8 10-7 
PDM Down 4 10 50 13.56 13.56 960/162 0.35 -18.5 0.34/0.37 1.8 4.3 x 10-7 
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19 
tR variations. According to an example implementation of the 
disclosed technology, dynamic control of the input to the 
delay block in (as shown in FIG. 6) may be utilized to com-
pensate for tR variations. 
20 
tively-powered implantable medical devices. Additional 
technical effects may include lower power consumption. 
An example method 1600 for wirelessly transmitting data 
and power across inductive links using pulse delay modula-
tion (PDM) will now be described with reference to the flow-
chart of FIG. 16. The method 1600 starts in block 1602, and 
according to an example implementation includes generat-
ing, based on a clock signal, a power carrier signal having a 
fundamental period TP. In block 1604, the method 1600 
includes receiving a data packet comprised of a series of 
binary bits including Ones bits and Zeros bits. In block 1606, 
the method 1600 includes generating a data waveform from 
the series of binary bits, the data waveform comprising a 
series of pulses in synchronization with the power carrier 
signal, the series of pulses comprising at least one pulse for 
each of the Ones bits or for each of the Zeros bits. In block 
In the description presented herein, numerous specific 
details are set forth. However, it is to be understood that 
implementations of the disclosed technology may be prac-
ticed without these specific details. In other instances, well-
known methods, structures and techniques have not been 
shown in detail in order not to obscure an understanding of 
this description. References to "one implementation," "an 
10 implementation," "example implementation," "various 
implementations," "certain implementations," etc., indicate 
that the implementation(s) of the disclosed technology so 
described may include a particular feature, structure, or char-
15 acteristic, but not every implementation necessarily includes 
the particular feature, structure, or characteristic. Further, 
repeated use of the phrase "in one implementation" does not 
necessarily refer to the same implementation, although it 
1608, the method 1600 includes transmitting, from one or 20 
more transmitting (Tx) coils of an inductive link, the power 
carrier signal and the data waveform. In block 1610, the 
method 1600 includes receiving, by one or more receiving 
(Rx) coils of the inductive link, an interference signal, the 
interference signal based at least in part on a superposition of 25 
the transmitted power carrier signal and the transmitted data 
waveform. In block 1612, the method 1600 includes deter-
mining zero crossings of the received interference signal. In 
block 1614, the method 1600 includes determining delays 
associated with the zero crossings. In block 1616, the method 30 
1600 includes determining the data packet based at least in 
part on the delays. 
According to an example implementation of the disclosed 
technology, each of the pulses of the data waveform may 
include a rectangular shape or a Gaussian shape having a 35 
duration of greater than about 0.5 picoseconds and less than 
about Ti2. Certain example implementations may include 
receiving, by one or more receiving (Rx) coils, the transmit-
ted power carrier signal and regenerating the clock signal 
based on the received power carrier signal or the interference 40 
signal. In certain example implementations, the delays asso-
ciated with the zero crossings are determined with respect to 
the regenerated clock signal. 
In certain example implementations, each of the Ones bits 
comprise at least one pulse and wherein each of the Zeros bits 45 
comprise no pulse. In certain example implementations, each 
of the Ones bits comprise at least one positive pulse and 
wherein each of the Zeros bits comprise at least one negative 
pulse. In certain example implementations, each of the Ones 
bits comprise a pair of pulses of opposite polarity and spaced 50 
by TP/2. 
According to an example implementation of the disclosed 
technology, the data waveform includes the series of pulses in 
phase synchronization with the power carrier signal. In cer-
tain example implementations, the inductive link includes a 55 
plurality of coils configured to be coupled, the plurality of 
coils including a power Tx coil, a power Rx coil, a data Tx coil 
and a data Rx coil, wherein the power Tx coil is configured to 
may. 
As used herein, unless otherwise specified the use of the 
ordinal adjectives "first," "second," "third," etc., to describe a 
common object, merely indicate that different instances of 
like objects are being referred to, and are not intended to 
imply that the objects so described must be in a given 
sequence, either temporally, spatially, in ranking, or in any 
other manner. 
Throughout the specification and the claims, the following 
terms take at least the meanings explicitly associated herein, 
unless the context clearly dictates otherwise. The term "or" is 
intended to mean an inclusive "or." Further, the terms "a," 
"an," and "the" are intended to mean one or more unless 
specified otherwise or clear from the context to be directed to 
a singular form. 
In some instances, a computing device may utilized in 
conjunction with the systems disclosed herein. The comput-
ing device may be a mobile station (MS), terminal, cellular 
phone, cellular handset, personal digital assistant (PDA), 
smartphone, wireless phone, organizer, handheld computer, 
desktop computer, laptop computer, tablet computer, set-top 
box, television, appliance, game device, medical device, dis-
play device, or some other like terminology. In other 
instances, a computing device may be a processor, controller, 
or a central processing unit (CPU). In yet other instances, a 
computing device may be a processor combined with one or 
more additional hardware components. 
The various aspects described herein are presented as 
methods, devices (or apparatus), systems, and articles of 
manufacture that may include a number of components, ele-
ments, members, modules, nodes, peripherals, or the like. 
Further, these methods, devices, systems, and articles of 
manufacture may include or not include additional compo-
nents, elements, members, modules, nodes, peripherals, or 
the like. 
In certain example implementations, the computing device 
(CPU) may be coupled, connected, and/or in communication 
with one or more peripheral devices, such as display, Wi-Fi 
access point, etc. In an example embodiment, the computing 
device may output content or data to a display. 
Furthermore, the various aspects described herein may be be inductively coupled with the data Rx coil in part due to 
proximity. 
Certain technical effects may be realized by embodiments 
60 implemented using standard programming or engineering 
techniques to produce software, firmware, hardware, or any 
combination thereof to control a computing device to imple-
ment the disclosed subject matter. 
of the disclosed technology. For example, embodiments dis-
closed herein may be utilized to implement an ASIC-based, 
low-power PDM-based transceiver using a standard CMOS 
process. Additional technical effects of the disclosed technol- 65 
ogy may enable low-power, wideband, and robust telemetry 
along with power transmission, for use in advanced induc-
Various implementations of the communication systems 
and methods herein may be embodied in non-transitory com-
puter readable media for execution by a processor. An 
example implementation may be used in an application of a 
US 9,094,913 B2 
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computing device, such as portable computers, tablet PCs, 
Internet tablets, PDAs, ultra mobile PCs (UMPCs), etc. 
22 
determining the data packet based at least in part on the 
delays. 
2. The method of claim 1, wherein each of the pulses of the 
data waveform comprise a rectangular shape or a Gaussian 
shape having a duration of greaterthan about 0.5 picoseconds 
and less than about TP/2. 
Example implementations of the disclosed technology 
may include any number of hardware and/or software appli-
cations that are executed to facilitate any of the operations. In 
example implementations, one or more I/O interfaces may 
facilitate communication between the computing device and 
one or more input/output devices. For example, a universal 
serial bus port, a serial port, a disk drive, a CD-ROM drive, 
and/or one or more user interface devices, such as a display, 
keyboard, keypad, mouse, control panel, touch screen dis-
play, microphone, etc., may facilitate user interaction with the 
computing device. The one or more I/O interfaces may be 
utilized to receive or collect data and/or user instructions from 
3. The method of claim 1, further comprising receiving, by 
one or more Rx coils, the transmitted power carrier signal and 
regenerating the clock signal based on the received power 
10 
carrier signal or the interference signal. 
4. The method of claim 3, wherein the delays associated 
with the zero crossings are determined with respect to the 
regenerated clock signal. 
5. The method of claim 1, wherein each of the Ones bits 
comprise at least one pulse and wherein each of the Zeros bits 
comprise no pulse. 
a wide variety of input devices. Received data may be pro- 15 
cessed by one or more computer processors as desired in 
various implementations of the disclosed technology and/or 
stored in one or more memory devices. 6. The method of claim 1, wherein each of the Ones bits 
comprise at least one positive pulse and wherein each of the 
20 Zeros bits comprise at least one negative pulse. 
While certain implementations of the disclosed technology 
have been described in connection with what is presently 
considered to be the most practical and various implementa-
tions, it is to be understood that the disclosed technology is 
not to be limited to the disclosed implementations, but on the 
contrary, is intended to cover various modifications and 
equivalent arrangements included within the scope of the 
appended claims. Although specific terms are employed 
herein, they are used in a generic and descriptive sense only 
and not for purposes of limitation. 
7. The method of claim 5, wherein each of the Ones bits 
comprise a pair of pulses of opposite polarity and spaced by 
Ti2. 
8. The method of claim 1, wherein the data waveform 
25 comprises the series of pulses in phase synchronization with 
the power carrier signal. 
9. The method of claim 1, wherein the inductive link com-
prises a plurality of coils configured to be coupled, the plu-
rality of coils including a power Tx coil, a power Rx coil, a 
30 data Tx coil and a data Rx coil, wherein the power Tx coil is 
configured to be inductively coupled with the data Rx coil in 
part due to proximity. 
This written description uses examples to disclose certain 
implementations of the disclosed technology, including the 
best mode, and also to enable any person skilled in the art to 
practice certain implementations of the disclosed technology, 
including making and using any devices or systems and per-
forming any incorporated methods. The patentable scope of 
certain implementations of the disclosed technology is 35 
defined in the claims, and may include other examples that 
occur to those skilled in the art. Such other examples are 
intended to be within the scope of the claims if they have 
structural elements that do not differ from the literal language 
of the claims, or if they include equivalent structural elements 40 
with insubstantial differences from the literal language of the 
claims. 
We claim: 
1. A method of wirelessly transmitting data and power 45 
across inductive links using pulse delay modulation (PDM), 
the method comprising: 
generating, based on a clock signal, a power carrier signal 
having a fundamental period TP; 
receiving a data packet comprised of a series of binary bits 50 
including Ones bits and Zeros bits; 
generating a data waveform from the series of binary bits, 
the data waveform comprising a series of pulses in syn-
chronization with the power carrier signal, the series of 
pulses comprising at least one pulse for each of the Ones 55 
bits or for each of the Zeros bits; 
transmitting, from one or more transmitting (Tx) coils of an 
inductive link, the power carrier signal and the data 
waveform; 
receiving, by one or more receiving (Rx) coils of the induc- 60 
tive link, an interference signal, the interference signal 
based at least in part on a superposition of the transmit-
ted power carrier signal and the transmitted data wave-
form; 
determining zero crossings of the received interference 65 
signal; 
determining delays associated with the zero crossings; and 
10. A system comprising: 
plurality of coupled coils including: 
a power transmission (Tx) coil; 
a power receiver (Rx) coil, a data Tx coil; and 
a data Rx coil; 
wherein the power Tx coil is inductively coupled with 
the data Rx coil in part due to proximity; 
a data pulse pattern generator configured to drive the data 
Txcoil; 
a power carrier signal generator configured to drive the 
power Tx coil; 
a power receiver and clock recovery circuit operatively 
coupled to the power Rx coil; 
a pulse delay detector operatively coupled to the data Rx 
coil; and 
circuitry configured to: 
generate, by the power carrier signal generator and 
based on a clock signal, a power carrier signal having 
a fundamental period TP; 
receive, at the data pulse pattern generator, a data packet 
comprising a series of binary bits including Ones bits 
and Zeros bits; 
generate, by the data pulse pattern generator, a data 
waveform from the series of binary bits, the data 
waveform comprising a series of pulses in synchroni-
zation with the power carrier signal, the series of 
pulses comprising at least one pulse for each of the 
Ones bits or for each of the Zeros bits; 
transmit, from the power Tx coil, the power carrier sig-
nal; 
transmit, from the data Tx coil, the data waveform; 
receive, by the data Rx coil, an interference signal, the 
interference signal based at least in part on a super-
position of the transmitted power carrier signal and 
the transmitted data waveform; 
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determine, by the pulse delay detector, zero crossings of 
the received interference signal; 
determine delays associated with the zero crossings; and 
determine the data packet based at least in part on the 
delays. 
24 
Ones bits and for each of the Zeros bits, wherein the 
pulses for the Ones bits and the Zeros bits are of 
opposite polarities; 
transmit, from the power Tx coil, the power carrier sig-
nal; 
transmit, from the data Tx coil, the data waveform; 
wherein the transmitted power carrier signal and the trans-
11. The system of claim 10, wherein the data pulse pattern 
generator is configured to generate each of the pulses of the 
data waveform with a rectangular shape or a Gaussian shape 
having a duration of greater than about 0.5picoseconds and 
10 less than about TP/2. 
mitted data waveform are configured to superimpose to 
produce an interference signal, the interference signal 
configured to be received at a receiver for determining 
zero crossing delays of the interference signal, and for 12. The system of claim 10, wherein the circuitry is further 
configured to receive, at the power Rx coil, the transmitted 
power carrier signal, and wherein the circuitry is further con-
figured to regenerate the clock signal based on the received 
power carrier signal. 
13. The system of claim 10, wherein the circuitry is further 
configured to receive, at the data Rx coil, the interference 
signal, and wherein the circuitry is further configured to 
regenerate the clock signal based on the interference signal. 
14. The system of claim 13, wherein the delays associated 
with the zero crossings are determined with respect to the 
regenerated clock signal. 
15. The system of claim 10, wherein the data pulse pattern 
generator is configured to generate each of the Ones bits with 
at least one pulse and each of the Zeros bits with no pulse. 
16. The system of claim 10, wherein the data pulse pattern 
generator is configured to generate each of the Ones bits with 
at least one positive pulse and each Zeros bits with at least one 
negative pulse. 
17. The system of claim 10, wherein the data pulse pattern 
generator is configured to generate each of the Ones bits with 
a pair of pulses of opposite polarity and spaced by T)2. 
determining the data packet based at least in part on the 
zero crossing delays. 
21. The transmitter apparatus of claim 20, wherein the data 
15 pulse pattern generator is configured to generate each of the 
pulses of the data waveform with a rectangular or Gaussian 
shape having a duration of greaterthan about 0.5picoseconds 
and less than about TP/2. 
22. The transmitter apparatus of claim 20, wherein the 
20 power carrier signal is configured to be received for regener-
ating the clock signal based on the received power carrier 
signal and the interference signal. 
23. The transmitter apparatus of claim 20, wherein the data 
pulse pattern generator is configured to generate each of the 
25 Ones bits with at least one pulse and each of the Zeros bits 
with no pulse. 
24. The transmitter apparatus of claim 20, wherein the data 
pulse pattern generator is configured to generate each of the 
Ones bits with at least one positive pulse and each of the Zeros 
30 bits with at least one negative pulse. 
18. The system of claim 10, wherein the data pulse pattern 
generator is configured to generate the series of pulses in 35 
phase synchronization with the power carrier signal. 
25. The transmitter apparatus of claim 20, wherein the data 
pulse pattern generator is configured to generate each of the 
Ones bits with a pair of pulses of opposite polarity and spaced 
byT)2. 
26. The transmitter apparatus of claim 20, wherein the data 
pulse pattern generator is configured to generate the series of 
pulses in phase synchronization with the power carrier signal. 
27. A receiver apparatus comprising: 
19. The system of claim 10, wherein the circuitry is further 
configured to generate, by the data pulse pattern generator, a 
data waveform from the series of binary bits, the data wave-
form comprising a series of pulses in synchronization with 40 
the power carrier signal, the series of pulses comprising at 
least one pulse for each of the Ones bits and for each of the 
Zeros bits, wherein the pulses for the Ones bits and the Zeros 
bits are of opposite polarities. 
20. A transmitter apparatus comprising: 
a data transmission (Tx) coil configured for inductively 
coupling with a data receiver (Rx) coil; 
a power Tx coil inductively coupling with the data Rx coil 
due to their proximity with one another; 
45 
a data pulse pattern generator configured to drive the data 50 
Txcoil; 
a power carrier signal generator configured to drive the 
power Tx coil; 
circuitry configured to: 
generate, by the power carrier signal generator and 55 
based on a clock signal, a power carrier signal having 
a fundamental period TP; 
a power receiver (Rx) coil configured for inductively cou-
pling with a power transmitter (Tx) coil; 
a data Rx coil inductively coupling with the a powerTx coil 
due to proximity with each other; 
a power receiver operatively coupled to the power Rx coil; 
a clock recovery circuit operatively coupled to the power 
Rx coil; 
a pulse delay detector operatively coupled to the data Rx 
coil; and 
circuitry configured to: 
receive, by the data Rx coil, an interference signal, the 
interference signal based at least in part on a super-
position of a transmitted power carrier signal and a 
transmitted data waveform; 
determine, by the pulse delay detector, zero crossings of 
the received interference signal; 
determine delays associated with the zero crossings; 
determine the data packet based at least in part on the 
delays; and 
output the data packet. 
28. The receiver apparatus of claim 27, wherein the inter-
receive, at the data pulse pattern generator, a data packet 
comprising a series of binary bits including Ones bits 
and Zeros bits; 
generate, by the data pulse pattern generator, a data 
waveform from the series of binary bits, the data 
waveform comprising a series of pulses in synchroni-
zation with the power carrier signal, the series of 
pulses comprising at least one pulse for each of the 
Ones bits or for each of the Zeros bits, or the series of 
pulses comprising at least one pulse for each of the 
60 ference signal is based on a superposition of a data waveform 
and a power carrier signal having a fundamental period TP, 
wherein the power carrier signal is based on a clock signal and 
the data waveform includes a series of pulses representing 
bits including Ones bits and Zeros bits, the series of pulses 
65 including at least one pulse for each of the Ones bits or for 
each of the Zeros bits, or for both but of opposite polarity, 
each of the pulses of the data waveform is a rectangular or 
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Gaussian shape having a duration of greater than about 
0.5picoseconds and less than about T)2. 
29. The receiver apparatus of claim 27, wherein the cir-
cuitry is further configured to receive, at the power Rx coil, 
the transmitted power carrier signal, and wherein the circuitry 
is further configured to regenerate the clock signal based on 
the received power carrier signal, and wherein determining 
the zero crossing delays of the received interference signal is 
further based on the regenerated clock signal. 
30. The system of claim 27, wherein the circuitry is further 10 
configured to receive, at the data Rx coil, the interference 
signal, and wherein the circuitry is further configured to 
regenerate the clock signal based on the interference signal, 
and wherein determining the zero crossing delays of the 
received interference signal is further based on the regener- 15 
ated clock signal. 
* * * * * 
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